Gallium Nitride (GaN) High Electron Mobility Transistors (HEMTs) and heterostructure field-effect transistors are used for high power, high temperature, and high frequency applications due to the wide energy band gap E G and the large critical electric field of GaN. However, HEMTs that employ a Schottky gate suffer from large gate leakage current under high voltage. The gate leakage current density J G could be reduced by integrating a metal-insulator-semiconductor (MIS) gate stack [1]- [5] . It is important to ensure that the interface between the gate dielectric and GaN is of high quality. This would also help alleviate the issue of current collapse in GaN HEMTs which can be contributed by traps present at the exposed surface of GaN [6] In this paper, we report the first demonstration of an in situ surface passivation technology for GaN using vacuum anneal (VA) and silane (SiH 4 ) treatment in a metal-organic chemical vapor deposition (MOCVD) chamber. The effectiveness of this surface passivation technology prior to the deposition of a Hafnium-Aluminum Oxide (HfAlO) high-k dielectric was also investigated. Excellent C-V characteristics with negligible frequency dispersion and hysteresis were achieved for TaN/HfAlO/GaN MOS capacitors.
INTRODUCTION
Gallium Nitride (GaN) High Electron Mobility Transistors (HEMTs) and heterostructure field-effect transistors are used for high power, high temperature, and high frequency applications due to the wide energy band gap E G and the large critical electric field of GaN. However, HEMTs that employ a Schottky gate suffer from large gate leakage current under high voltage. The gate leakage current density J G could be reduced by integrating a metal-insulator-semiconductor (MIS) gate stack [1] - [5] . It is important to ensure that the interface between the gate dielectric and GaN is of high quality. This would also help alleviate the issue of current collapse in GaN HEMTs which can be contributed by traps present at the exposed surface of GaN [6] In this paper, we report the first demonstration of an in situ surface passivation technology for GaN using vacuum anneal (VA) and silane (SiH 4 ) treatment in a metal-organic chemical vapor deposition (MOCVD) chamber. The effectiveness of this surface passivation technology prior to the deposition of a Hafnium-Aluminum Oxide (HfAlO) high-k dielectric was also investigated. Excellent C-V characteristics with negligible frequency dispersion and hysteresis were achieved for TaN/HfAlO/GaN MOS capacitors.
DEVICE FABRICATION AND MATERIALS STUDY
The process flow for device fabrication is depicted in Fig.  1(a) . A schematic view of GaN MOS capacitor structure fabricated in this work is shown in Fig. 1(b) . N-type Si-doped GaN (0001) on sapphire substrates with a doping concentration N d of about 2 × 10 18 cm -3 were used. Pre-gate chemical cleaning employed HCl for native oxide removal, followed by (NH 4 ) 2 S for ex-situ surface passivation to prevent the growth of native oxide. High resolution X-ray Photoemission Spectroscopy (XPS) analysis performed on the Ga 2p 3/2 peak (Fig. 2) shows that HCl and (NH 4 ) 2 S were effective for native oxide removal.
After pre-cleaning, the wafers were quickly loaded into a MOCVD multi-chamber gate cluster system [7] for in situ surface passivation: baking at 300 to 600 ºC under high vacuum for decomposition of any native oxide, and SiH 4 treatment at 300 to 500 ºC for surface passivation. Reduction of native oxide was also observed after VA and SiH 4 treatment (Fig. 3) . Then, MOCVD high-k dielectric (HfAlO) was deposited. Post Deposition Anneal (PDA) at 500 ºC for 60 s in N 2 ambient was then performed to improve the quality of the as-deposited HfAlO film, followed by the reactive sputter deposition of TaN metal gate and gate patterning. Al (71 nm)/Ti (30 nm) were deposited using an E-Beam evaporator and patterned using a lift-off process, before an alloying process at 650 ºC for 30 s in N 2 ambient to form ohmic contact on GaN. Finally, the fabrication process was completed with a forming gas anneal at 420 ºC for 30 mins. Fig. 4 (a) shows the cross-sectional transmission electron microscopy (TEM) micrograph of a completed TaN/HfAlO/GaN stack with VA and SiH 4 treatment. The SiH 4 treatment introduced a layer of Si which was subsequently oxidized during the HfAlO deposition step. Fig. 4(b) shows the presence of an oxidized Si layer above the atomically sharp GaN surface. The oxidized Si layer probably replaces the poor native oxide and also prevents the oxidation of GaN by the decomposed high-k dielectric precursor in the MOCVD system. Fig. 5 shows the capacitance-voltage (C-V) characteristics of TaN/HfAlO/GaN capacitors formed using VA and SiH 4 treatment and measured at frequencies of 10 kHz, 100 kHz, and 500 kHz. Negligible frequency dispersion was observed. Forward (from 4 V to -3 V) and reverse (from -3 V to 4 V) C-V sweeps at 100 kHz for the GaN capacitor formed with VA and SiH 4 treatment are shown in Fig. 6 . Negligible C-V hysteresis was observed. Interface state density D it at 0.4 eV below E c was extracted using a single frequency C-V and conductance-voltage (G-V) extraction method at 100 kHz. D it at 0.4 eV below E c for various VA temperatures and 400 ºC SiH 4 treament is shown in Fig. 7 . D it at 0.4 eV below E c as low as an average value of 1.2 × 10 11 cm -2 eV -1 can be achieved at 300 ºC VA with 400 ºC SiH 4 treatment. D it at 0.4 eV below E c for various SiH 4 treatment temperatures and 300 ºC VA is shown in Fig. 8 . D it at 0.4 eV below E c as low as an average value of 8 x 10 10 cm -2 eV -1 can be achieved at 400 ºC SiH 4 treatment temperatures with 300 ºC VA.
ELECTRICAL RESULTS AND DISCUSSION
In order to measure the D it from near E c to mid-gap, the calculated energy ranges at which interface states are visible in the frequency range of 1 kHz to 1 MHz as a function of temperature (300 K, 350 K, 400 K, 450 K and 460 K) is shown in Fig. 9 [8] . Fig. 10 shows the interface state density D it as function of energy level from near from E c to mid-gap, which was extracted using Nicollian and Goetzberger conductance method in the frequency range of 1 kHz and 1 MHz at 300 K, 350 K, 400 K, 450 K and 460 K. The lowest interface state density D it is around 1.0 × 10 11 at the GaN mid-gap position. Leakage current density J G for GaN MOS capacitor with 19 nm thick HfAlO dielectric was measured from 300 K to 525 K (Fig. 11) . The value of J G at V G = V FB -1 V is in the range of 7 × 10 -8 to 1 × 10 -7 A/cm 2 from 300 K to 525 K. In this work, D it was extracted using the conductance method, which made use of measured conductance. In order to suppress the measured conductance contributed by gate leakage current, thicker HfAlO dielectric material was chosen for this interface passivation work.
SUMMARY
In summary, in-situ surface passivation technology (VA and SiH 4 treatment) was integrated to form high quality MOS gate stack on GaN for the first time. With VA and SiH 4 treatment, the TaN/HfAlO/GaN capacitors demonstrate excellent C-V characteristics with negligible frequency dispersion and forward-reverse hysteresis. The interface between HfAlO and GaN is atomically sharp with the interface state density D it in the range of 1 × 10 11 -3 × 10 11 cm -2 eV -1 from mid-gap to near conduction band edge E c . 
